











## **Signed Integer Subtraction**

- Add negation of second operand.
- Example: 7 6 = 7 + (-6)
  - +7: 0000 0000 ... 0000 0111
  - <u>–6:</u> +1: 1111 1111 ... 1111 1010
    - 0000 0000 ... 0000 0001
- Overflow if result out of range
  - Subtracting two + or two operands, no overflow.
  - Subtracting + from operand
    - Overflow if result sign is 0.
  - Subtracting from + operand
    - Overflow if result sign is 1.

<ul> <li>Overflow occurs when the result of an operation cannot be represented in 32-bits, i.e., when the sign bit contains a <i>value</i> bit of the result and not the proper <i>sign</i> bit.</li> <li>When adding operands with different signs or when subtracting operands with the same sign, overflow can <i>never</i> occur.</li> </ul>					
oporanae	0	,			
Operation	Operand A	Operand B	Result indicating overflow		
Operation A + B	Operand A ≥ 0	Operand B ≥ 0	Result indicating overflow < 0		
Operation A + B A + B	Operand A ≥ 0 < 0	Operand B ≥ 0 < 0	Result indicating overflow < 0 ≥ 0		
Operation A + B A + B A - B	Operand A ≥ 0 < 0 ≥ 0	Operand B ≥ 0 < 0 < 0	Result indicating overflow < 0 ≥ 0 < 0		

## **Summary of Overflow Conditions**

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥ 0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A - B	≥ 0	< 0	< 0
A - B	< 0	≥ 0	≥ 0

- MIPS signals overflow with an exception an unscheduled procedure call where the Exception Program Counter (EPC) contains the address of the instruction that caused the exception.
- MIPS addu and subu instructions will not cause an overflow

   to detect the overflow, other instructions would have to be executed.































